About the role
ASIC Power Engineer to perform power analysis and optimizations in ASIC for a prestigious tech company's AR/VR products. Areas of interest include Machine Learning. Primary languages used are Python, Tcl, and SystemVerilog.
Responsibilities
- Perform PPA optimization with Fusion compiler.
- Perform RTL and netlist level Power analysis.
- Perform post-processing and scripting on report log files for format conversion, data analysis, and information extraction.
- Setup, run, debug, and analyze reports of ASIC flows (Synthesis, PD, Power, Timing).
- Implement some blocks at RTL and UPF.
- Ability to document and communicate clearly.
Qualifications
- 10+ years of experience as an ASIC Power engineer, or CAD Engineer/Physical Design engineer.
- Experience with power estimation tools and synthesis, some physical design.
- Knowledge of power trade-offs in design and back end implementation.
- Hands-on experience in scripting, data analysis.
- BS in Electrical Engineering/Computer Science or equivalent experience.
Preferred: - Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules). - Python, Perl (or similar) scripting and data-post-processing tools. - Excel (or Matlab) for model fitting, data visualization, and analysis. - Experience in low power design, tools, and methodologies including power intent UPF specifications. - Silicon Power Characterization. - Some power profiling experience at IP/SoC level.
About Cincinnatus Cincinnatus is an enterprise staffing company that partners with leading technology companies to source and employ highly skilled professionals for full-time and long-term contingent roles. Cincinnatus serves as the employer of record for these engagements, providing W-2 employment, payroll, benefits, and compliance, while placing employees directly within client teams to work on high-impact initiatives.
Roles hired through Cincinnatus are not project-based or freelance engagements. They are structured, role-based positions that typically involve full-time or fixed-term commitments, close collaboration with a client's internal teams, and integration into standard enterprise workflows.
Cincinnatus is a legal entity separate from Mercor. While opportunities may be discovered through Mercor's platform, employment, onboarding, payroll, and benefits for these roles are administered by Cincinnatus.
Equal Employment Opportunity Cincinnatus is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or any other legally protected characteristic.
Cincinnatus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans throughout the job application process.
Similar jobs you might like
About the role
ASIC Power Engineer to perform power analysis and optimizations in ASIC for a prestigious tech company's AR/VR products. Areas of interest include Machine Learning. Primary languages used are Python, Tcl, and SystemVerilog.
Responsibilities
- Perform PPA optimization with Fusion compiler.
- Perform RTL and netlist level Power analysis.
- Perform post-processing and scripting on report log files for format conversion, data analysis, and information extraction.
- Setup, run, debug, and analyze reports of ASIC flows (Synthesis, PD, Power, Timing).
- Implement some blocks at RTL and UPF.
- Ability to document and communicate clearly.
Qualifications
- 10+ years of experience as an ASIC Power engineer, or CAD Engineer/Physical Design engineer.
- Experience with power estimation tools and synthesis, some physical design.
- Knowledge of power trade-offs in design and back end implementation.
- Hands-on experience in scripting, data analysis.
- BS in Electrical Engineering/Computer Science or equivalent experience.
Preferred: - Experience with Synopsys (DC, ICC, PTPX/PrimePower, VCS, Verdi) and/or Cadence (Joules). - Python, Perl (or similar) scripting and data-post-processing tools. - Excel (or Matlab) for model fitting, data visualization, and analysis. - Experience in low power design, tools, and methodologies including power intent UPF specifications. - Silicon Power Characterization. - Some power profiling experience at IP/SoC level.
About Cincinnatus Cincinnatus is an enterprise staffing company that partners with leading technology companies to source and employ highly skilled professionals for full-time and long-term contingent roles. Cincinnatus serves as the employer of record for these engagements, providing W-2 employment, payroll, benefits, and compliance, while placing employees directly within client teams to work on high-impact initiatives.
Roles hired through Cincinnatus are not project-based or freelance engagements. They are structured, role-based positions that typically involve full-time or fixed-term commitments, close collaboration with a client's internal teams, and integration into standard enterprise workflows.
Cincinnatus is a legal entity separate from Mercor. While opportunities may be discovered through Mercor's platform, employment, onboarding, payroll, and benefits for these roles are administered by Cincinnatus.
Equal Employment Opportunity Cincinnatus is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or any other legally protected characteristic.
Cincinnatus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans throughout the job application process.