Back to job search
Astera Labs logo

Senior Tools Development Engineer – COSMOS Platform Software

  • Vancouver, BC
  • On-site
  • Posted Aug 25, 2026
  • 1 position

US$133,200–US$185,000 / year

Opens an external site

Sign in to save this job
Employment type
Full-time
Experience level
Senior · 5+ years
Minimum education
Bachelor’s degree
Posting language
English
Working hours
40 hours per week

Job summary

The Principal Software Integration Engineer will own RTL design for assigned blocks from microarchitecture through synthesis sign-off. They will collaborate with cross-functional teams including architecture, verification, DFT, and physical design to ensure high-quality silicon delivery.

Job details

The Principal Software Integration Engineer will own RTL design for assigned blocks from microarchitecture through synthesis sign-off. They will collaborate with cross-functional teams including architecture, verification, DFT, and physical design to ensure high-quality silicon delivery. Candidates must have a Bachelor's degree in Electrical or Computer Engineering and at least 5 years of digital design experience. Proficiency in Verilog/SystemVerilog and experience with high-speed serial interfaces like PCIe or Ethernet are required.

What you’ll do

The Principal Software Integration Engineer will own RTL design for assigned blocks from microarchitecture through synthesis sign-off. They will collaborate with cross-functional teams including architecture, verification, DFT, and physical design to ensure high-quality silicon delivery.

Requirements

Candidates must have a Bachelor's degree in Electrical or Computer Engineering and at least 5 years of digital design experience. Proficiency in Verilog/SystemVerilog and experience with high-speed serial interfaces like PCIe or Ethernet are required.

Benefits

  • Discretionary bonus
  • Incentives

Listed skills

  • Verilog · Preferred

Other relevant skills

Identified from the job description. Confirm important requirements above.

  • RTL Design
  • Verilog
  • SystemVerilog
  • Synthesis
  • Timing Closure
  • CDC
  • Lint
  • Low-power design
  • PCIe
  • Ethernet
  • SoC Integration
  • DFT
  • Physical Design
  • Microarchitecture
  • Post-silicon debug

Job areas

  • Engineering
  • Technology
  • Software

More jobs from Astera Labs

See all jobs from Astera Labs