Host and Network IO FPGA Engineer
On-site · Toronto
Lead the architecture and design of the chassis-to-wafer IO path, focusing on RoCE v2 network interfaces and programmable switching fabrics. Optimize bandwidth and latency while producing production-ready bitstreams for large-scale AI clusters.
