We’re checking whether this posting is accepting applications.
Browse current jobs- Employment type
- Full-time
- Experience level
- Senior · 8+ years
- Minimum education
- Bachelor’s degree
- Posting language
- English
Job summary
Develop and verify complex SoCs and digital ASICs using SystemVerilog and UVM, including test plans, generators, checkers, and verification environments. Collaborate with cross-functional teams on integration, bring-up, debugging, issue resolution, and improvements to verification methods and tools.
Job details
Senior ASIC Verification Engineer Role Overview Work as an independent contributor in the development and verification of advanced SoCs based on the latest ASIC and FPGA technologies. The role involves developing robust verification environments, creating test strategies, and collaborating with cross-functional engineering teams to deliver high-quality silicon and hardware solutions. Key Responsibilities Develop and verify complex SoCs and digital ASIC designs using SystemVerilog and UVM. Develop protocol and traffic generators, checkers, and self-checking verification environments. Develop and execute comprehensive test plans based on functional requirements and applicable industry standards. Define, develop, and execute verification tests for complex digital ASICs at the block and sub-chip levels. Collaborate with hardware, software, system engineers, suppliers, and other technical teams to resolve complex technical issues. Work closely with subject matter experts across different engineering disciplines to develop competitive and reliable solutions. Support hardware and software bring-up, integration, debugging, and issue resolution. Apply functional coverage, code coverage, assertions, and formal verification techniques to improve verification quality. Contribute independently to assigned projects or provide technical leadership to a verification team when required. Help evaluate and implement evolving verification methodologies, tools, and best practices. Skills And Experience Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline; Master's degree is preferred. 8+ years of relevant experience in ASIC or SoC verification. Strong experience developing and implementing verification test plans for complex ASICs at the block or sub-chip level. Advanced proficiency in SystemVerilog and scripting languages such as Python. Strong knowledge and hands-on experience with the UVM methodology. Experience with SystemVerilog Assertions (SVA) and functional coverage. Experience with code coverage and formal verification tools. Understanding of modern and evolving ASIC/SoC verification methodologies. Strong analytical and problem-solving skills. Excellent communication and collaboration skills. Ability to work effectively within geographically distributed, cross-functional engineering teams. Experience with DSP and/or FEC is considered an asset. ,
What you’ll do
Develop and verify complex SoCs and digital ASICs using SystemVerilog and UVM, including test plans, generators, checkers, and verification environments. Collaborate with cross-functional teams on integration, bring-up, debugging, issue resolution, and improvements to verification methods and tools.
Requirements
A bachelor's degree in electrical engineering, computer engineering, computer science, or a related discipline is required, with a master's degree preferred, along with 8 or more years of relevant ASIC or SoC verification experience. Candidates should have advanced SystemVerilog and Python skills, strong UVM experience, and hands-on knowledge of assertions, coverage, and formal verification; DSP or FEC experience is an asset.
Listed skills
- Python · Preferred
- Cross-Functional Collaboration · Preferred
Other relevant skills
Identified from the job description. Confirm important requirements above.
- ASIC Verification
- SoC Verification
- SystemVerilog
- UVM
- Python
- Verification Test Planning
- Protocol and Traffic Generators
- Self-Checking Verification Environments
- SystemVerilog Assertions
- Functional Coverage
- Code Coverage
- Formal Verification
- Hardware Bring-Up and Debugging
- Cross-Functional Collaboration
- DSP
- FEC
Job areas
- Engineering
- Technology
- Software
More jobs from Myticas Consulting
Microsoft Dynamics 365 Finance Functional Consultant – D365 F&O | Manufacturing (35742)
- Hybrid
- Toronto, ON
- Posted Nov 10, 2026
Cloud Platform Engineer – Terraform & Database Infrastructure (36050)
- On-site
- Toronto, ON
- Posted Nov 10, 2026
Platform Engineer - Azure (35991)
- On-site
- Posted Nov 10, 2026
Director, FinOps (35690)
- Hybrid
- BC
- Posted Nov 10, 2026
