Senior IC Design Verification Engineer
On-site · Ottawa
The engineer will be responsible for the architecture, design, and implementation of UVM verification for hardware IP and SoC products. They will also debug test failures, analyze performance trade-offs, and collaborate with design teams to ensure high-quality IP delivery.
