SMTS Logic Design
Hybrid · Montréal
The candidate will contribute to the full product lifecycle of PCIe Gen6/Gen7 switch IP, including architecture definition, RTL implementation, and design closure. They will also mentor junior engineers and collaborate with verification teams to ensure high-performance silicon delivery.
