Design Verification Engineer
Remote · Vancouver, British Columbia, Canada
Develop and execute verification environments and testbenches using SystemVerilog and UVM to ensure high-quality digital designs. Analyze functional and code coverage while debugging RTL and simulation failures in collaboration with design teams.